_mm256_add_phADD TO COMPARE ADDED TO COMPARE
Intel 64-bit (64 bits)/ AVX512
View official documentation
View Félix Cloutier's documentation
Purpose:
Add packed half-precision (16-bit) floating-point elements in a and b, and store the results in output.
Result:
A 256-bit vector containing the result of the addition.
Example:
#include <immintrin.h>
#include <stdio.h>
int main() {
__m256h a = _mm256_set_ph( 1.0f, 2.0f, 3.0f, 4.0f, 5.0f, 6.0f, 7.0f, 8.0f, 9.0f, 10.0f, 11.0f, 12.0f, 13.0f, 14.0f, 15.0f, 16.0f );
__m256h b = _mm256_set_ph( 16.0f, 15.0f, 14.0f, 13.0f, 12.0f, 11.0f, 10.0f, 9.0f, 8.0f, 7.0f, 6.0f, 5.0f, 4.0f, 3.0f, 2.0f, 1.0f );
__m256h d = _mm256_add_ph(a, b);
_Float16 result[16];
_mm256_storeu_ph(result, d);
for (int i = 0; i < 16; i++) {
printf("%f ", result[i]);
}
printf("\n");
return 0;
}Prototypes
Assembly Instruction:
vaddph
Usage:
__m256h result =
_mm256_add_ph(
__m256h a, __m256h b
)
Performance Metrics:
📊 Unlock Performance Insights
Get access to detailed performance metrics including latency, throughput, and CPU-specific benchmarks for this intrinsic.
SIMD Intrinsics Summary
| SIMD Engines: | 6 |
| C Intrinsics: | 10444 |
| NEON: | 4353 |
| AVX2: | 405 |
| AVX512: | 4717 |
| SSE4.2: | 598 |
| VSX: | 192 |
| IBM-Z: | 179 |